T
T
T
S
S
S
2
2
2
5
5
5
6
6
6
M
M
M
L
L
L
Q
Q
Q
7
7
7
2
2
2
V
V
V
8
8
8
U
U
U
240PIN DDR2 800 ECC Unbuffered DIMM
2GB With 128Mx8 CL6
Transcend Information Inc.
1
Description Placement
The TS256MLQ72V8U is a 256M x 72bits DDR2-800
Unbuffered DIMM. The TS256MLQ72V8U consists of 18
pcs 128Mx8bits DDR2 SDRAMs in FBGA packages and
a 2048 bits serial EEPROM on a 240-pin printed circuit
board. The TS256MLQ72V8U is a Dual In-Line Memory
Module and is intended for mounting into 240-pin edge
connector sockets.
L
A
C
H
J
I
K
B
G
D
E
F
M
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible
on both edges of DQS. Range of operation frequencies,
programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
Features
• RoHS compliant products.
• JEDEC standard 1.8V ± 0.1V Power supply
• VDDQ=1.8V ± 0.1V
• Max clock Freq: 400MHZ; 800Mb/S/Pin.
• Posted CAS
• Programmable CAS Latency: 4, 5, 6
• Programmable Additive Latency :0, 1, 2, 3, 4, 5
• Write Latency (WL) = Read Latency (RL)-1
• Burst Length: 4, 8(Interleave/nibble sequential)
• Programmable sequential / Interleave Burst Mode
• Bi-directional Differential Data-Strobe (Single-ended
data-strobe is an optional feature)
PCB: 09-2352
• Off-Chip Driver (OCD) Impedance Adjustment
• MRS cycle with address key programs.
• On Die Termination
• Refresh: Auto Refresh and Self Refresh
Average Refresh Period:
7.8us at lower then T
85°C
CASE
• Serial presence detect with EEPROM
• ECC function support
Commentaires sur ces manuels