Transcend TS32MSD64V3F5 Fiche technique

Naviguer en ligne ou télécharger Fiche technique pour Modules de mémoire Transcend TS32MSD64V3F5. Transcend 256 MB DDR DDR333 Non-ECC Memory Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 12
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 0
T
T
T
S
S
S
3
3
3
2
2
2
M
M
M
S
S
S
D
D
D
6
6
6
4
4
4
V
V
V
3
3
3
F
F
F
5
5
5
200PIN DDR333 Unbuffered SO-DIMM
256MB With 32Mx8 CL2.5
Transcend Information Inc.
1
Description
The TS32MSD64V3F5 is a 32M x 64bits Double Data
Rate SDRAM high-density for DDR333.The
TS32MSD64V3F5 consists of 8pcs CMOS 32Mx8 bits
Double Data Rate SDRAMs in 66 pin TSOP-II 400mil
packages, and a 2048 bits serial EEPROM on a 200-pin
printed circuit board. The TS32MSD64V3F5 is a Dual
In-Line Memory Module and is intended for mounting into
200-pin edge connector sockets.
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible
on both edges of DQS. Range of operation frequencies,
programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
Features
RoHS compliant products.
Power supply: VDD: 2.5V ± 0.2V, VDDQ: 2.5V ± 0.2V
Max clock Freq: 166MHZ.
Double-data-rate architecture; two data transfers per
clock cycle
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transition with CK transition
Auto and Self Refresh 7.8us refresh interval.
Data I/O transactions on both edge of data strobe.
Edge aligned data output, center aligned data input.
Serial Presence Detect (SPD) with serial EEPROM
SSTL-2 compatible inputs and outputs.
MRS cycle with address key programs.
CAS Latency (Access from column address) : 2.5
Burst Length (2, 4, 8)
Data Sequence (Sequential & Interleave)
Placement
A
B
C
E
I
J
K
DF
G
H
09-1220
Vue de la page 0
1 2 3 4 5 6 ... 11 12

Résumé du contenu

Page 1

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 1Description The TS32MSD64V3

Page 2

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 10SIMPLIFIED TRUTH TABLE (V

Page 3

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 11Serial Presence Detect Spe

Page 4 - CK0,/CK0

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 1272 Manufacturing Location

Page 5

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 2Dimensions Side Millimete

Page 6 - for DQ,DQS and DM

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 3 Pinouts: Pin No Pin Nam

Page 7 - Unit Note

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 4Block Diagram A0~A12,BA0

Page 8

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 5ABSOLUTE MAXIMUM RATINGS Pa

Page 9

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 6DC CHARACTERISTICS (Recomme

Page 10

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 7AC OPERATING CONDITIONS P

Page 11 - Transcend Information Inc

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 8AC Timing Parameters &

Page 12

TTTSSS333222MMMSSSDDD666444VVV333FFF555 200PIN DDR333 Unbuffered SO-DIMM256MB With 32Mx8 CL2.5 Transcend Information Inc. 9Data-out low-impedance time

Commentaires sur ces manuels

Pas de commentaire